<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="https://www.sitemaps.org/schemas/sitemap/0.9"
  xmlns:image="https://www.google.com/schemas/sitemap-image/1.1"
  xmlns:video="https://www.google.com/schemas/sitemap-video/1.1">
  <url>
    <loc>https://kirbyburkejr.com</loc>
          <lastmod>2025-02-16</lastmod>
              <priority>1.0</priority>
                    <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/home/9cfa7d29b8-1739844541/kirby-burke-jr.png</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/home/db547cdde2-1739772507/kirby-burke-jr.webp</image:loc>
        </image:image>
                  </url>

      <url>
      <loc>https://kirbyburkejr.com/experience</loc>
      <lastmod>2025-02-16</lastmod>
              <priority>0.6</priority>
                      </url>
      <url>
      <loc>https://kirbyburkejr.com/projects</loc>
      <lastmod>2025-02-16</lastmod>
              <priority>0.9</priority>
                      </url>
      <url>
      <loc>https://kirbyburkejr.com/projects/verilog-risc-v-processor</loc>
      <lastmod>2025-02-16</lastmod>
              <priority>0.8</priority>
                    <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/7c1cf0cd90-1739769967/alu_controller.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/9de70916c0-1739769967/controller.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/eea9d39b95-1739769967/datapath.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/c0276c4865-1739769967/ex_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/3f1198a280-1739769967/i_type_instruction.png</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/163e0c824b-1739769967/i_type_instruction.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/5f0f601014-1739769967/id_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/8319da61bb-1739769967/if_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/317145b839-1739769967/mem_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/5ca0d7662f-1739769967/processor.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/cc569cfde1-1739769967/r_type_instruction.png</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/eed4e3b744-1739769967/r_type_instruction.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/6222f63984-1739769967/risc_v_processor_hero_image.png</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/2381ab56a9-1739769967/risc_v_processor_hero_image.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/2ac553a7cf-1739769967/s_type_instruction.png</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/54834638ab-1739769967/s_type_instruction.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/fa7e34fd9f-1739769967/single_cycle_workflow.png</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/6ecf6942a4-1739769967/single_cycle_workflow.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/359e8194da-1739769967/tb_processor_behav.png</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/9ee84c6225-1739769967/tb_processor_behav.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-risc-v-processor/0051d8d4d4-1739769967/wb_stage.svg</image:loc>
        </image:image>
                </url>
      <url>
      <loc>https://kirbyburkejr.com/projects/verilog-mips32-processor</loc>
      <lastmod>2025-02-16</lastmod>
              <priority>0.8</priority>
                    <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/0f47e2e0fb-1739769967/control_hazard.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/d1047cd423-1739769967/data_forwarding.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/e1ec0336c7-1739769967/data_hazard_forward.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/d548adec86-1739769967/data_hazard_stall.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/12da99f4ea-1739769967/ex_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/26d03090de-1739769967/hazard_detection.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/7322100f0c-1739769967/i_type_instr_andi.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/1333b8aad4-1739769967/i_type_instr_beq.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/fa43f3fbdd-1739769967/i_type_instr_sw.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/e278e60ca4-1739769967/id_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/36678074a0-1739769967/if_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/7c4f9d728a-1739769967/j_type_instr.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/a0f6b9480a-1739769967/mem_stage.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/8fd0fc5bb1-1739769967/mips32_processor.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/bae603aae0-1739769967/mips32_processor_hero_image.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/d3e96948eb-1739769967/pipeline_ex_mem.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/6935059708-1739769967/pipeline_id_ex.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/8495ec8752-1739769967/pipeline_if_id.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/19fa390834-1739769967/pipeline_mem_wb.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/3993462ed3-1739769967/processor_stages.svg</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/88bcee9300-1739769967/r_type_instr_mult.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/07e7f2c62c-1739769967/r_type_instr_sll.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/02d0803453-1739769967/struct_hazard.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/e2e7ea2bd9-1739769967/tb_MIPS32_Processor_behav.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/8d0fb8208d-1739769967/tb_mips32_scorecard.webp</image:loc>
        </image:image>
              <image:image>
          <image:loc>https://kirbyburkejr.com/media/pages/projects/verilog-mips32-processor/965106661a-1739769967/wb_stage.svg</image:loc>
        </image:image>
                </url>
      <url>
      <loc>https://kirbyburkejr.com/contact</loc>
      <lastmod>2025-02-16</lastmod>
              <priority>0.5</priority>
                      </url>
      <url>
      <loc>https://kirbyburkejr.com/sitemap</loc>
      <lastmod>2024-07-01</lastmod>
      <priority>0.5</priority>
    </url>
    <url>
      <loc>https://kirbyburkejr.com/legal</loc>
      <lastmod>2024-09-05</lastmod>
      <priority>0.1</priority>
    </url>
</urlset>
